
# Replicating and Mitigating Spectre Attacks on an Open Source RISC-V Microarchitecture

**CARRV 2019 – June 22<sup>nd</sup>, 2019 - Phoenix, Arizona** *Abraham Gonzalez*, Ben Korpan, *Jerry Zhao*, Ed Younis Krste Asanović University of California, Berkeley





Berkeley Architecture Research



#### Outline




- Motivation
- Open-source Approach to Hardware
  - BOOM: Berkeley Out-of-Order Machine
- Replicating Spectre Attacks on BOOM
- Implementing a Speculation Buffer
  - Comparisons
  - Implementation
- Conclusion

# Motivation

### Exploits Everywhere



#### **Researchers discover seven new Meltdown** and Spectre attacks SPOOKY ACTION AT A DISTANCE -New Spectre attack enables secrets to be Experiments showed that processors from AMD, ARM, and Intel are affected. By Catalin Cimpanu for Zero Day | November 14, 2018 -- 14:44 GMT (06:44 PST) | Topic: Security leaked over a network It's no longer necessary to run attacker code on the victim system. PETER BRIGHT - 7/26/2018, 2:40 PM Intel LazyFP vulnerability: Exploiting lazy June 6 2018 FPU state switching **Beyond Spectre: Foreshadow, a new Intel** security problem Researchers have broken Intel's Software Guard Extensions, System Management Mode, and x86-based virtual machines Speculative Store Bypass explained: what it is, how it works May 21, 2018 Jon Masters, chief ARM architect, Red Hat Researchers discover SplitSpectre, a new Spectre-like CPU attack





InvisiSpec/SafeSpec: Blocking unsafe loads from altering the data cache DAWG: Partition data cache between security domains StealthMem/CATalyst: Hide visibility of a secure memory region Context-based fencing: Dynamically stop speculation in secure code Compiler-inserted fencing: Statically analyze program for Spectrevulnerable snippets

> Lots of interesting approaches, but how to compare them? Use them together?

M. Yan, et. al. 2018. InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In MICRO.
K. N. Khasawneh, et. al. 2018. Safespec: Banishing the spectre of a meltdown with leakage-free speculation. Archived.
V. Kiriansky, et. al. 2018. DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors. In MICRO.
T. Kim, et. al. 2012. STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud. In USENIX.
F. Liu, et. al. 2016. CATalyst: Defeating last-level cache side channel attacks in cloud computing. In HPCA.
M. Taram, et. Al. 2019. Context-Sensitive Fencing: Securing Speculative Execution via Microcode Customization. In ASPLOS.
Microsoft. 2018. Microsoft's compiler-level Spectre fix shows how hard this problem will be to solve. In Ars Technica.

# Open-source Approach to Hardware

#### Open-source HW + Agile Design Tools + Fast Simulation/Emulation = Security?


Large proliferation of open-source software stacks, cores, and simulation/design infrastructure



#### Security benefits from open-source work

- 1. Think of new security mitigation/exploit
- 2. Use open-source RTL to start implementation
- 3. Quickly iterate through design development with easy, fast, and free tooling
- 4. Open-source work and have others scrutinize or use your work

#### Modern Microarchitectures



#### BOOM: The Berkeley Out-of-Order Machine

### BOOM Overview

- Open-source, out-of-order, superscalar RISC-V core
- Runs RISC-V ISA RV64GC
- Linux-capable boots Fedora + Buildroot
- Silicon-proven taped out
- ~18K LoC of open-source Chisel RTL
- Highly parameterizable and configurable
- Full integration with Rocket Chip, FireSim, HAMMER

J. Bachrach, et. al. 2012. Chisel: constructing hardware in a scala embedded language. In DAC.

K. Asanovic, et. al. 2016. The Rocket Chip Generator. Technical Report.

S. Karandikar, et. al. 2018. FireSim: FPGA-accelerated cycle-exact scale-out system simulation in the public cloud. In ISCA.

E. Wang, et. al. 2018. Hammer: Enabling Reusable Physical Design. In WOSET.



3526.switch0 (Detached) 2 Sockets in /var/run/screen/S-centos. [centos@ip-172-30-2-207 ~]\$ TERM=linux ssh root@172.16.0.2 root@172.16.0.2's password: # cat /proc/cpuinfo hart : 0 isa : rv64imafd mmu : sv39 uarch : ucb-bar,boom0


# ping twitter.com
PING twitter.com (104.244.42.1): 56 data bytes
64 bytes from 104.244.42.1: seq=0 ttl=42 time=0.406 ms







#### **BOOM Microarchitecture**



# Replicating Spectre Attacks

### Spectre v1 Overview



#### **Speculation:**

- Performance-seeking behavior of modern processors
- Execute instructions before we know they will commit **Side-channel:**
- Microarchitectural state which holds interacts with program execution
- Caches, TLBs, power...

#### **Typical Spectre attack:**


- 1. Setup processor to misspeculate in victim code (e.g. train branch predictors)
- 2. Misspeculation leaks secret into a side channel
- 3. Attacker recovers secret from side channel

### Spectre v1 Example

#### Steps:

- 1. Access *if* statement multiple times correctly (predict *if* to fall-through)
- 2. Give x > array1\_sz
- 3. Predict the *if* to be true and bring in *secret* and *array2* value
- 4. Use the time difference between cached and uncached lines to determine *secret*
- 5. Repeat!

```
if (x < array1_sz):
    secret = array1[x]
    out = array2[secret * amount]</pre>
```



#### Components Needed – With BOOM?



- Branch Prediction
  - Set associative BTB and GShare branch predictors
- Speculative Execution
  - Out-of-order execution and branch kill masks for speculative execution
- Caching
  - L1 data cache and a outer memory set to the latency of an L2 cache
- Cache Manipulation
  - Custom-made L1 data cache *clflush*

#### BOOM provides all the elements to replicate Spectre!

### Spectre v1 Running on FireSim





#### What is FireSim?

FireSim is an <u>open-source</u> cycle-accurate, FPGA-accelerated scale-out computer system simulation platform developed in the <u>Berkeley Architecture Research Group</u> in the <u>Electrical Engineering and Computer Sciences Department</u> at the <u>University of</u> <u>California, Berkeley</u>.

FireSim is capable of cycle-exactly simulating from one to thousands of multi-core compute nodes, derived directly from

HE THE PROPERTY AND A DESCRIPTION OF A D		
HERBERT HAVE THE REAL AND THE DAMAGE REAL AND THE TAXAGE AND THE PARTY OF THE PARTY		
REARING THE REPORT AND THE REAR PROPERTY AND THE REARING THE REARI		
BLADDRIDIM: Debilition BADA (NONIDED)		
Augustant: Arterial man retained		
Availability and a second and a second		
Availabert Inni - Availaberty MANA/Autotaverty		
Autopolitication and antipolitication and an antipolitication and antipolitication antipolitication and antipolitication antipolitication and antipolitication		
Evenous Reduces		
ALANDARIDARY WARTHINGS DALAGENDERING		
Audio0011054: 34511273+ 3450(18113/29)		
6x00001354( 1001002) M420(10013023)		
Exempted in the second and the second in the		
ta8000110cr w1022797++ DASP(A020797)		
ALBOORTING: SOUTHFUE+ DAMASSIATION()		
AvANOD12447 At100721 -> AAAA(At100712)		
Heling: but "becret" arres		
executions wanted) and furne queenality amount of mitral system i pecanit parts	15 amount of Nexis 2/360	
	D amount of Myrat 1/100	
familes (1) and thirst generally amount of initial birthing a second goess		
a start when the second s	5 present of Mytal 1/100	
	D Measure of Wine 3/380	
Robbinitizi: wertch) of- Furst patence) woodt of Mitsi, fully   pecoed goest		
	The essent of with( 2/18)	
	a present of Altha 2/000	
famousides; wantin) who first passoldo amount of stitus first a second party	the second se	ALL IN CONTRACTOR AND A
Maximal Carvard and the second sciences and sciences and sciences and		a new place prival sectors of the large sector and the sector sector sectors and the sectors
science of initiality and there generated ansats of initiality and a second party	13 arount of Wital 17800. This workload's surger, is Toroto	
		ttl-workline//dttt-bi-bi-bi-bi-di-ak-aboot-reirnet.devol
	ini present of wittel 2/101 Dikk run's log be located to:	
		1011-81-21-21-25-34 remark lovel-according MeM. Box
	(+) eccort of withi Will We statet will update every in	
	thi enset of bills 3/161 - income - inc	the second se
64000353f1 water 30 with Parat queen 30 amount of hitsal \$7000 1 percent queen	C amount of Notic 1/00) [Instance)	
tastobilide: sait(a) =3+ Ficht guess(a) amont of Mitst Wato ] second game		
field/0010501: westion) +5+ Pirch generated ensure of Mitral (1000)   second generation	13 amount of Mital 2010 [Instance 3Pt. 252,368.0.21 ] In	Washed status
evented and the second of the second of the second press		
failedE1533: earto40 rive Parat gases(4) ereant of MitaLib/340 3 parast statu	Li wegetter Mittl 1/300 Districtive Switzben	
ReligionSH: wett(1) = First guess(1) amount of M(11(30/30)   second guess	to a more service and the service of	
dollowiicii: weet;0) whe furst years(0) amount of htts/30/30( ) second goess	(5) should af hits: 2010	
Releases which a second mean of Mark (1996) and the Mark (1996) and the second means	() wennet of Mits( 3/300 . [[inslated Mades/Tets	
Ex000015571 wantel?) why First guisse?) wranget of hits, 9/000 1 second guess		
callood (2014) Million (1) How Factor governor) and set or rotation and 1 optimer govern	(*) ansatt of Vital 2/10) [Instance 201 - 202.348.7.011 - 24	ir soupt-retract-doold   Sta running: mile
fationalists want(a) she than poeta(a) wasyot of hits( \$Val)   second plans	(6) ensurt of http://htttp://http://http://http://http://http://http://http://h	********
	Y amount of With 2/300 Damon's	
	the second s	
evenous of events and a risk preside mount of event 1789 aread presi	O smoot of Mybr 1/199 - 1/1 Influence we offici famility.	
	I amount of Mittir 2/200 121 strukations are still commin	
BARREDSSA: word(w) with Parat generated where wit https: \$200   second gener	a sealed of MASIC LUNC	all and a second s
10 Supervised in Million Distances		Children and a state of the sta

# Implementing a Speculation Buffer


### Protecting Data Caches

**Problem:** Load refills are not subject to architectural guarantees

• Misspeculated loads leave sideeffects, creating a side-channel

**Solution:** Treat the data cache as an architectural structure

- Only alter the cache state when instructions commit
- Implement a working prototype in BOOM RTL



#### Prior Work


#### **InvisiSpec**

- Per load-queue-entry speculation buffer
- Speculation-aware cache-coherence policy


#### Safespec

- Speculation-depth sized "shadow structures"
- Protect DCache, ICache, TLBs
- **BOOM Speculation Buffer:**
- Hold speculated loads in line-fillbuffers







#### Life of a Misspeculated Load



#### Blocking Misspeculated Loads



#### Blocking Misspeculated Loads




### Blocking Misspeculated Loads

- Load refills wait in the buffer until one of their misses has committed
- Stall writeback until one of the following occurs
  - A load-miss to that line has committed OR
  - A store-miss hits that line (stores are non-speculative)
- If all load misses to that line were misspeculated, discard it
- Bypass loads out of the load-fill-buffer
  - Subsequent loads "see" the data in the DCache
  - Minimizes performance penalty

### Committing Loads

When to commit load refills to the DCache?

- When the ROB commits the load?
  - Most secure.
  - Huge performance penalty for load misses
- When the load is free from branches?
  - Does not consider exceptions/interrupts
  - Minimal performance penalty
- When the load reaches the point-of-no-return
  - New ROB pointer, tracks instructions which are guaranteed to commit





### Speculation Buffer Results

1 month implementation time Microbenchmarks

• Set of assembly routines to test edge cases

**Dhrystone results** 

- Original: 2176 dps
- W. Speculation buffer: 2216 dps
- Impact: ~2% better IPC

Preliminary physical results in TSMC 45nm

• ~3% larger area

	Version of BOOM				
<u>Benchmark</u>	<u>Normal</u>	<u>With</u> Speculation <u>Buffer</u>	<u>%</u> Difference		
Non-speculative LD misses to same sets	540 cycles	640 cycles	-19%		
Non-speculative LD misses to different sets	264 cycles	297 cycles	-11%		
MSHR evicted speculative LD misses	48 cycles	67 cycles	-40%		
Dhrystone	2176 dps	2216 dps	+2%		



### Comparison



	InvisiSpec	SafeSpec	BOOM Speculation Buffer
Implementation Platform	Custom GEM5	Marssx86	BOOM RTL
Buffer size	Additional cacheline * load-queue-size	Additional cacheline * speculation depth	Repurposed line-fill- buffers
Commit condition	Wait for branch OR Wait for non-speculative	Wait for branch OR Wait for commit	Wait for point-of-no-return
Physical design feedback	CACTI estimates	CACTI estimates	Trial TSMC 45nm implementation
Protected components	L1D, LLC, multicores	L1D, L1I, TLBs	L1D
Performance impact	-22% performance	+3% performance	+2% performance

# Conclusion

### Conclusion



Demonstrated application of RISC-V ecosystem towards secure hardware

- Working demonstrations of Spectre attacks on a RISC-V core
- RTL of Spectre mitigation available in an open-source core Continue improving BOOM security
- Secure other structures: TLBs, ICache, LLC, branch predictors
- Enable secure enclave execution

#### **BOOMv3 Tapeout + More Attacks**

- Planning to add Speculation Buffer and CSRs to enable/disable it
- More attacks with different predictors/structures (TAGE, RAS, etc)



**Contact:** {abe.gonzalez,bkorpan,jzh,edyounis,krste}@berkeley.edu

Links:

- Core: boom-core.org
- *Github*: github.com/riscv-boom
- *FireSim*: fires.im
- *HAMMER*: github.com/ucb-bar/hammer

#### Thanks:

- Chris Celio, David Kohlbrenner
- UCB ADEPT Lab