The BOOM Project

Christopher Celio, Jerry Zhao, Abraham Gonzalez, Ben Korpan, Krste Asanovic, David Patterson













- <u>Current state of the project</u>
- How to get started
- How to contribute
- Things to work on
- Research ideas
- Conclusion and discussion

Project Maintainers

- Chris Celio is now at Esperanto Technologies
 - Works on the ET-Maxion out-of-order core
- Work at Berkeley
 - Jerry Zhao Senior undergraduate
 - Maintenance + Keystone support + vectors
 - Abe Gonzalez, Ben Korpan First-year graduate students
 - Ring Scalar design of BOOM
 - Keystone and security additions
 - General maintenance + Documentation updates





Recent/Ongoing Work

- Taped out as BROOM
- Integrated with FireSim a open-source FPGA-accelerated simulation tool that runs on Amazon EC2 F1
 - Boot Linux on a multi-core BOOM with 16 GB DDR3, UART, Ethernet NIC in the cloud for 50 cents/hour at ~100 MHz
- Work towards BOOMv3 release
 - Memory model
 - RVC
 - Performance debugging
 - And more!



- Current state of the project
- How to get started
- How to contribute
- Things to work on
- Research ideas
- Conclusion and discussion

Getting Started

- Central location of information is the BOOM website and GitHub organization
 - Website: riscv-boom.github.io 0
 - GitHub: github.com/riscv-boom Ο
- Website contents
 - Link to GitHub organization Ο
 - **BOOM v2 Specification** 0
 - 70 pages of documentation on microarchitecture, future work, etc RISC-V BOOM

Features

Synthesizable FPGA

Feature

ISA

- Publications/Talks/Reports Ο
- Current team members \bigcirc



BOOM GitHub Organization

- riscv-boom
 - The core source code
 - Note: That elements of RocketChip are reused
- boom-template
 - Template for building new projects with the BOOM core
 - Includes all necessary materials to build/run the core
- riscv-boom.github.io
 - Project website
- riscv-boom-doc
 - Documentation for the core, project tools, etc



The Berkeley Out-of-Order RISC-V Processor

Duild sbt

ii) scalastyle-config.xm

README.md

This is the source repository for the RV4G RISC-V superscalar Berkeley Out-of-Order Machine (BOOM), written in the Chisel hardware construction language. BOOM is a synthesizable core that targets ASIC processes. It can run on an FPGA (50 MHz on a 2c706), but optimizing it to be an FPGA soft-core is a non-goal.

Feature	BOOM
ISA	RISC-V (RV64G)
Synthesizable	1
FPGA	4
Parameterized	√
Floating Point (IEEE 754-2008)	4
Atomic Memory Op Support	1

BOOM v2 Specification

- Documentation on
 - Core units/stages
 - Most detailed implementation resource outside of code
 - Repository layout and reused resources from RocketChip
 - Verification
 - Tools and tests
 - Using gem5 pipeline viewer
 - Torture tests and RISC-V tests
 - Physical realization information
 - Future work
 - Includes preliminary design ideas for each piece
- Will look to change to ReadTheDocs format



- Current state of the project
- How to get started
- How to contribute
- Things to work on
- Research ideas
- Conclusion and discussion

Contribute to the project

- Bug reports
 - Verify against Spike ISA simulator
 - Add issue with reproducible code snippets
- Feature Additions
 - Reach out to the Berkeley team to discuss major changes
 - Keep BOOM consistent
 - Avoid conflicting work
 - Bounce around ideas, get help, etc
 - Submit a pull request (PR)
 - Detailed description of changes
 - Don't forget to update documentation alongside code



- Current state of the project
- How to get started
- How to contribute
- Things to work on
- Research ideas
- Conclusion and discussion

RoCC Support

- Enable support for co-processors and accelerators
 - Hwacha vector accelerator
 - Crypto units, DMA engines
 - + Your custom block
- Not trivial to implement
 - Adapt RoCC to an OoO machine
 - Where do instruction bits live?
 - One-at-a-time, stall until RoCC instruction is ready to commit
 - BoCC?



Memory System Changes

- Total Store Ordering and Weak Memory Ordering
 - Currently implements the relaxed consistency model
 - \circ Update to support RVWMO, order loads to the same address
- Prefetchers
- Memory Disambiguation Predictor
 - Predict dependencies between different memory accesses
- Multi-ported data-cache
 - Commit multiple loads per cycle

RISC-V Compressed Instructions

- Enables smaller 16b encodings of common instructions
 - All 16b instructions map to a 32b longer instruction
 - 32b instructions can now be aligned to the half-word boundary
- Challenges
 - A few 16b instructions exhibit different behaviour than 32b instructions
 - Ex. JAL may return PC+2 or PC+4 depending on which version of the instruction it was
 - Must track if it was a 16b/32b instruction through the pipeline
 - Require code changes in several structures
 - Reorder Buffer (ROB)
 - Branch Predictor
 - More!

Verification

• Tests

- Unit tests for particular sub-components/stages
- More coverage on pipeline
- Add co-simulation of commit trace against an ISA simulator
- Initial things to verify
 - Specification compliance
 - Branch Prediction
 - TAGE
 - GShare
 - Much more!
- Work on improving simulation visibility



General maintenance

- **Documentation additions**
 - Update documentation for new additions Ο
 - Transition to ReadTheDocs \bigcirc
- Centralized GitHub organization updates
 - Move all relevant BOOM repo's here for easy access and visibility \bigcirc
- Refactoring
 - Update code for clarity, concision and maintainability Ο

				RIS	C-V BC	DOM	
Evenue ad							
RISC-V BOOM Project Template	The Berkeley Out-of-O	The Berkeley Out-of-Order RISC-V Processor			The Berkeley Out-of-Order RISC-V Processo		
The is a state tempter for your own HISC VIDOW proper.	🕐 😌 🕐 Definition CA 🔅 https://tiev-beam.pithub.lor				,		
BODV is a supervasian, san of uniter preservant due implements WEC V EVEC KIL BODV is a synthesizable sam that implex BEC processors, and is uniters index Dirich Dirich Instances cambration language.							
Peters BODM				The Berkeley Out-of-Ord	ler Machine (BOOM) is a synt	hesizable and param	
da bol v jivanij	Probamore a relation a Give	lects of Cristings		Instance While BOOM is	wimarily ASIC optimized, it	is also washie on EPC	
Manual I				support the FireSim flow	to run BOOM at 90a MHz or	FDGAs on Amazon E	
Presentational d	Find a repeatory 7gpm	All • Language: All •	Customize glasse expensions	Created at the University	of California Berkeley in the	Berkeley Architectu	
Plang-Post (EEE TH-200) - 4		-		Research group, its focus	is to create a high performa	oce, synthesizable, at	
Address Hearing (b) Support 4				parameterizable core for	architecture research.		
What herey (alson because altitude to		Top languages	,			
Institut d	riscv-boom.gitnub.to	riscv-boom.github.io			Frankrisse		
Protoget Arch vE23 4	BOOM Website		Shel Scala CSS GTeX	reatures			
Exemplishing i	erss Vr. dourt industrations			Ensteine	BOOM		
No. cars lind mare information dated BODM term (getratecom/cale teachers team).				ACCOUNT.			
Google group: (any: (any: groups groups consider anticipations)			People 42	ISA	RISC-V (RV64G)		
	ricey been		THE R. LEWIS CO., LANSING MICH.	Synthesizable	4		
(o) free las 90 konstant	Histor-Doom						
(applicating) method serie spin menis	Period from Lett Carling Manhaire			FPGA	×		
'	serveey our or older Macrass	M.A.					
Anders Out of Order DIRC V Processor	Scans ¥ 72 Upataset 4 days ago		tevite somecee				
or reporting for the PVDID PIDC / supervised and testery Data's Data Value (0004), when in the Charl protection and (0004) is a surfamiliation search also and ASC ansatzants. It survivations and PCall PS Min.							
appropriate for an IPGA soft-core is a core-goal.	boom-template						
en 804	Forward from experiantatesch/bacom-remoletar						
R(LV(RAL)	A symplete for building new projects/piethones, using the ROOM pare.						
4							
	Shel Y ar Updated on Sep.27						
CARE DATE: 4							
Channel /							
· ·	riscv-boom-doc						
y y	Forked from scalloit incv-boom-dos						
×	Documentation for the BOOM processor						
NGI /							
Ag /	Text ¥ 15 Updated on Mar 7, 2017						



RISC-V BOOM

- Current state of the project
- How to get started
- How to contribute
- Things to work on
- <u>Research ideas</u>
- Conclusion and discussion

Microarchitectural Exploration

- Chisel + RISC-V ecosystem enables agile architecture research
 - Don't settle on modelling; build and evaluate fully functional systems!
- BOOM is an important piece of groundwork
 - Can be leveraged to research high performance microarchitecture
 - 15,000+ lines of concise, partitioned code: feasible for one person to implement features
- Current ideas:
 - "RingScalar" integer execution core
 - Support for RISC-V vector extension



Hardware Security

- Good news? Not vulnerable to Meltdown or Foreshadow
- Bad news? Vulnerable to general Spectre style attacks
 - Actually good news
- BOOM baseline for security research
- Leverage Chisel + RocketChip productivity to explore mitigations
 - Secure caches
 - Cache partitioning
 - Timing obfuscation
- A secure cache proof-of-concept is in the works
 - 1 man-week to block transient cache refills
- Enclaves are cool too

- Current state of the project
- How to get started
- How to contribute
- Things to work on
- Research ideas
- Conclusion and discussion

Conclusion

- Berkeley Out-of-Order Machine
 - Concisely expressed in ~15k LOC Chisel
 - RV64G + Priv v1.11
 - Synthesizable
 - Extensible
 - OPEN SOURCE!
- A lot of work to be done
 - Verification
 - Useful features
- Great opportunity to do make an impact
 - Architecture research
 - Work on an open source project





What do you want to do?

What would you like to see in BOOM and how can we help?

Questions and thanks!

- Get started today
 - Website: riscv-boom.github.io
 - GitHub: riscv-boom/riscv-boom
- Contact us
 - Google group: https://groups.google.com/forum/#!forum/riscv-boom
- Thanks to all who have worked on BOOM
 - Pi-Feng Chiu, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Henry Cook, Palmer Dabbelt, John Hauser, Adam Izraelevitz, Sagar Karandikar, Ben Keller, Donggyu Kim, Jack Koenig, Jim Lawson, Yunsup Lee, Richard Lin, Eric Love, Martin Maas, Chick Markley, Albert Magyar, Howard Mao, Miquel Moreto, Quan Nguyen, Albert Ou, Brian Richards, Colin Schmidt, Wenyu Tang, Stephen Twigg, Huy Vo, Andrew Waterman, Angie Wang, and more

Acknowledgements

- Research partially funded by DARPA Award Number HR0011-12-2-0016, the Center for Future Architecture Research, a member of STARnet, a Semiconductor Research Corporation program sponsored by MARCO and DARPA, and ASPIRE and ADEPT Lab industrial sponsors and affiliates Intel, Google, Siemens, SK Hynix, Seagate, Huawei, Nokia, NVIDIA, Oracle, and Samsung. Approved for public release; distribution is unlimited. The content of this presentation does not necessarily reflect the position or the policy of the US government and no official endorsement should be inferred. Any opinions, findings, conclusions, or recommendations in this paper are solely those of the authors and does not necessarily reflect the position or the policy of the sponsors.
- Projects mentioned
 - FireSim: Website: https://fires.im/ Paper: sagark.org/assets/pubs/firesim-isca2018.pdf
 - Hwatcha: Website: <u>http://hwacha.org/</u>
 - RingScalar: Paper: <u>https://dspace.mit.edu/handle/1721.1/34012</u>