

BOOM

An open-source out-of-order processor

Christopher Celio, Jerry Zhao, Abraham Gonzalez,
Ben Korpan, Krste Asanovic, David Patterson

Chisel Community Conference 2018

<https://github.com/riscv-boom>



Berkeley
Architecture
Research






Outline



- Motivation
- Microarchitectural Overview
- Current state of the project
- How to get started
- How to contribute
- Things to work on
- Discussion



What does a modern processor look like?




ARM Cortex A-15

- **pipelining**
 - overlap execution of multiple instructions
- **superscalar**
 - multiple instructions / cycle / stage
- **out-of-order**
 - execute instructions in dependence order



40 years of Processor Performance



Data (mostly) from H&P CAAQA 6th Ed



Academic OoO Research




- Lack of effort in academia to build, evaluate OoO designs
 - NCSU's Fabscalar/AnyCore
 - MIT's risky-OOO (bluespec)
- most research uses software simulators
 - SimpleScalar (5000 cites), GEM5 (1000 cites), SESC (250 cites)
 - generally don't support full systems
 - cannot produce area, power numbers
 - hard to trust, verify results
 - McPAT is calibrated against 90nm Niagara, 65nm Niagara 2, 65nm Xeon, and 180nm Alpha 21364
 - very slow (~100 KHz)
 - ~10 hours of sim is 1 second of target



ARM's Cortex-A9, A15, A73




2007




Cortex-A9

2012



Cortex-A15

2016



Cortex-A73




Berkeley Architecture Research



- RTL of processor system
- FPGA-based simulators (50-100 MHz)
- **trillions** of instructions simulated (full workloads)
- power models built from actual activity
- can generate floor-plans, area, timing reports



2 minutes of Java Workload on Linux on RTL



data collected by
Martin Maas, et. al.




What is BOOM useful for?



- As a complex IP for methodology studies
 - How do you model RTL performance?
 - How do you measure RTL power?
 - How can we help build an agile verification story?
 - How do we do open-source cad flows?
- Software Studies
 - hardware/software co-design
 - high visibility of very long-running applications
- Off-the-shelf out-of-order core
 - need a core for your research tape-out to talk to your IP?
 - drive memory-mapped accelerators
- Realistic Microarchitecture Studies of contained blocks
 - branch prediction, issue queue design, etc.
- Security Research




What is BOOM?




- "Berkeley Out-of-Order Machine"
- superscalar
- out-of-order
- implements **RV64G**, boots Linux
- It is synthesizable
- it is open-source
- written in **Chisel** (16k loc)
- It is parameterizable generator
- built on top of Rocket-chip SoC Ecosystem

<http://ucb-bar.github.io/riscv-boom>






BROOM Chip (Taped out Aug 2017)



TSMC 28 nm HPM
 6 mm²
 417k std cells
 73 SRAM macros
 1.0 GHz @ 0.9 V






- Open-source superscalar out-of-order RISC-V core
- Resilient cache for low-voltage operation
- See BROOM work presented in Hot Chips 2018

<https://www.hotchips.org/archives/2010s/hc30/>



Leveraging Open-source RTL


- The Rocket-chip SoC Generator
- Started in 2011
- Taped out ~~10~~ (13?) 17 times by Berkeley + many others
- 6,257 commits
- 72 contributors
- Commercial quality
- Replace standard in-order core with BOOM
- Leverage Rocket-chip as a library of processor components



BOOM goes here



The BOOMv2 Core





Core Comparison


Processor	SiFive U54 Rocket (RV64GC)	Berkeley BOOMv2 (RV64G)	OpenSPARC T2	ARM Cortex-A9	Intel Xeon Ivy
Language	Chisel	Chisel	Verilog	-	SystemVerilog
Core LoC	8,000	16,000	290,000	-	-
SoC LoC	34,000	50,000	1,300,000	-	-
Foundry	TSMC	TSMC	TI	TSMC	Intel
Technology	28 nm (HPC)	28 nm (HPM)	65 nm	40 nm (G)	22 nm
Core+L1 Area	0.54 mm ²	0.52 mm ² 16kB/16kB	~12 mm ²	~2.5 mm ²	~12 mm ² core+L1+L2
Coremark/MHz	2.75	3.77	1.64*	3.71	5.60
Frequency	1.5 GHz	1.0 GHz	1.17 GHz	1.4 GHz	3.3 GHz

*From eembc.org. 32 threads/8 cores achieve 13 Cm/MHz.




The Evolution of BOOM

	BOOMv1	BOOMv2
BTB entries	40 (fully-assoc)	64 x 4 (set-assoc)
Fetch Width	2 insts	2 insts
Issue Width	3 micro-ops	4 micro-ops
Issue Entries	20	16/20/10
Regfile	7r3w (unified)	6r3w (inst), 3r2w (fp)
Exe Units	iALU+iMul+FMA iALU+fDiv Load/Store	iALU+iMul+iDiv iALU FMA+fDiv Load/Store



BOOM v1 (April 2017)



BOOM v2 (Aug 2017)




BOOMv3 (tentative)



- Goal
 - Use lessons learned from BOOMv2 tape-out to improve core.
 - Update to the latest RISC-V standards.
- Privileged Spec v1.11, User 2.3
 - Done.
- RISC-V Compressed support
 - TODO.
- RISC-V WMO memory consistency model
 - Must order loads to the same address.
 - TODO.
- updated front-end and branch prediction
 - Performance debugging needed.
- 4-cycle load-use
 - speculates load-hit to save two cycles.
 - Done.




Current frontend



- **BTB (branch target buffer)**
 - predicts without seeing instructions
 - set-associative, partially tagged
 - checker to verify integrity
- **BIM (bimodal)**
 - a table of two-bit counters
 - used by BTB and optionally BPD to decide direction
- **RAS (return address stack)**
 - predicts returns
 - driven by BTB to make decisions



Current frontend



- BPD (conditional predictor)
 - provide your own (e.g., gshare or TAGE)
 - decides taken/not-taken based on instruction bits
 - uses path history
- Fetch Target Queue
 - stores fetch PC, branch prediction information
 - one entry == one fetch bundle



Abstract Branch Predictors




NPC (BP0)

IC-Access (BP1)


IC-Resp (BP2)

Decode/Rename/Dispatch





GShare in single-ported SRAM




- delayed ghistory update
- super-scalar predictions
- ghistory is fetch packet granularity
- banked p-table
- reset ghistory on misspeculations
- update during commit



4-cycle load-use

Execution Pipeline




- Speculatively wakeup uops that depend on loads
- Kill them on the next cycle if miss occurs



Execution Pipeline Generator



- FPU needs 3 sources
- Only support one Mem unit (one load/store)
- ALU is padded out to max latency
- div unit is unpipelined, can apply back-pressure






Branches



- MIPS R10K style
- Every branch:
 - is given a tag
 - takes a snapshot of the rename map tables
 - is given an empty "allocation list"
- Following instructions:
 - all uops have a branch-mask
 - if bit is set, they depend on that unresolved branch
- When branch is resolved:
 - the branch tag is broadcast across the machine
 - everyone clears their bit
 - allows new allocation
- When branch is mispredicted:
 - all uops with matching branch tag are killed immediately
 - rename tables are set to the snapshot
 - allocated physical registers are added back to free list



Parameterized Superscalar




```

val exe_units = ArrayBuffer[ExecutionUnit]()
exe_units += Module(new ALUExeUnit(is_branch_unit = true
    , has_fpu = true
    , has_mul = true
))
exe_units += Module(new ALUMemExeUnit(fp_mem_support = true
    , has_div = true
))

```

OR

Quad-issue (9r,4w)




```

exe_units += Module(new ALUExeUnit(is_branch_unit = true))
exe_units += Module(new ALUExeUnit(has_fpu = true
    , has_mul = true
))
exe_units += Module(new ALUExeUnit(has_div = true))
exe_units += Module(new MemExeUnit())

```




A Functional Unit






A Functional Unit Hierarchy



- **Abstract FunctionalUnit**
 - describes common IO
- **Pipelined/Iterative**
 - handles storing uop metadata, branch resolution, branch kills
- **Concrete Subclasses**
 - instantiates the actual expert-written FU
 - no modifications required to get FU working with speculative OoO
 - allows easy “stealing” of external code





hardfloat: mulAddSubRecodedFloatN (Expert-written)



a little snippet of lines (189-207):



```
val notCDom_signSigSum = sigSum(normSize+1)
val doNegSignSum =
  Mux(isCDominant, doSubMags & ~ isZeroC, notCDom_signSigSum)
val estNormDist =
  Mux(isCDominant, CDom_estNormDist,
  Mux(notCDom_signSigSum, estNormNeg_dist,
  estNormPos_dist))
val cFirstNormAbsSigSum = // ??? odd mux gives the best DC synthesis QoR
  Mux(notCDom_signSigSum,
  Mux(isCDominant, CDom_firstNormAbsSigSum, notCDom_neg_cFirstNormAbsSigSum),
  Mux(isCDominant, CDom_firstNormAbsSigSum, notCDom_pos_firstNormAbsSigSum))
val doIncrSig = ~ isCDominant & ~ notCDom_signSigSum & doSubMags
val estNormDist_5 = estNormDist(logNormSize-3, 0).toUInt
val normTo2ShiftDist = ~ estNormDist_5
val absSigSumExtraMask = Cat(MaskOnes(normTo2ShiftDist, 0, firstNormUnit-1), Bool(true))
val sigX3 =
  Cat(cFirstNormAbsSigSum(sigWidth+firstNormUnit+3,1) >> normTo2ShiftDist,
  Mux(doIncrSig, (~cFirstNormAbsSigSum(firstNormUnit-1,0) & absSigSumExtraMask) == UInt(0),
  (cFirstNormAbsSigSum(firstNormUnit-1,0) & absSigSumExtraMask) != UInt(0))(sigWidth+4, 0))
```

and at the top...

```
/** THIS MODULE HAS NOT BEEN FULLY OPTIMIZED.
/** DO THIS ANOTHER WAY?
```



Adding Floating-point



- 12 days to add SP, DP floating point
- 1092 lines of code added




Adding Floating-point




```

class FPUUnit(num_stages: Int) extends PipelinedFunctionalUnit(
  num_stages = num_stages,
  num_bypass_stages = 0,
  earliest_bypass_stage = 0,
  data_width = 65)
  with BOOMCoreParameters
{
  val fpu = Module(new FPU())
  fpu.io.req <> io.req
  fpu.io.req.bits.fcsr_rm := io.fcsr_rm
  io.resp <> fpu.io.resp
  io.resp.bits.fflags.bits.uop := io.resp.bits.uop
}

```




dumb, compute pipe →





Load/Store Unit







Building a Register File (the first P&R)



- BOOMv1 -- 7r3w with 110 registers (INT/FP)
- Initial Regfile design was infeasible for layout
- critical paths in issue-select and register read
- Not DRC/LVS clean






Multi-port Register File for Design Exploration



Transistor-level




Advantage

- Compact area
- Higher performance

Challenge

- Long design cycle
- Difficult for architecture design exploration

Gate-level




Advantage

- Rapid design exploration
- Shared read wires solve routing congestion

Challenge

- Guided place-and-route for area/performance optimization

RTL



Advantage

- Low design effort
- Rapid design exploration

Challenge

- Large area
- Bad performance
- Routing congestion



Verification

- Directed tests and a randomized torture generator (riscv-torture).
- Verilator/VCS/FPGA simulation at RTL.
- VCS for post-gl/par simulation.
- Speculative OOO pipelines are difficult to get good coverage on.
 - Need tests that build up a lot of speculative state.
 - Need tests that cover OS- and platform-level use-cases.
- Assertions are king.
- Currently moving towards using **co-simulation** against an ISA simulator (using CSRFile's trace port).




Using the Code



- <https://github.com/riscv-boom/riscv-boom>
- IntelliJ is awesome
 - <https://github.com/riscv-boom/boom-template#vimbash-isnt-a-development-environment-how-do-i-setup-an-intellij-ide>




Code Repo Organization



- rocket-chip, riscv-boom are git submodules of boom-template
- boom-template is just a template for gluing an SoC together
- source code lies in riscv-boom
- rocket-chip is a library, provides the uncore



Code Repo Organization




- boom-template is just a template for gluing an SoC together
- fork template for tape-outs



Tile Hierarchy



- From rocket-chip:
 - dcache, icache, tlb, ptw, XBar, dcArb
 - caches have been hard forked for BOOM-specific changes (e.g., Spectre-related)
- Historical artifact:
 - OOO core was "BOOM", IFU and DC came from rocket-chip





Questions before the transition?






Extra Slides





DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles



○ : Target Module □ : Existing Simulation Component ■ : Debugging Module

- Co-simulate, find bugs, and get waveforms from Cloud FPGA-based simulation!
- Donggyu Kim, et. al. CARRV 2018
- https://carrv.github.io/2018/papers/CARRV_2018_paper_10.pdf



Incorrect Jump Target



- 401.bzip2 (assertion error at 500 billion cycles)
 - JAL jumps to wrong target.
 - Due to improper signed arithmetic.
 - 2-3 year old bug.
 - 3 hours of FPGA time.
 - Would require 39 years of Verilator simulation to find.
 - DESSERT found this via a synthesized assertion.



Incorrect Writeback from FPtoInt

(sometimes)



- 445.gobmk (assertion error at 14.9 billion cycles)
 - misspeculated FPtoInt writes back to invalid ROB entry (after being killed)
 - introduced when splitting regfile into separate integer and fp regfiles
- Problem
 - FPtoInt moves share write port with loads
 - FPtoInt gets buffered in a queue; then gets killed
 - queue then later writes back the value anyways when next FPtoInt instruction comes in
- Cause
 - copy/paste error from a non-speculative flow-through queue
- Found
 - fpga simulation (as opposed to 431 days of verilator)




Load-reserve Didn't Page Fault



- LR is a member of the Atomics Extension
- Thought it was an AMO -- so ignored load page fault signal
- Returned garbage from memory
- 4 year old bug
- But... all LRs are followed by a Store-conditional
- The SC
 - takes the page fault
 - fails to get reservation on the first try
 - forces a retry of the LR
 - The LR succeeds and gets the correct data!



Experimental Setup



- Chip-on-board (COB) package
- Voltage and clock generation on the motherboard
- Cortex A9 on ZC706 works as the front-end server
- Boot Linux


Performance	
Clock frequency	1GHz @0.9V
	320MHz @0.6V
Coremark/MHz	3.77
Instruction Per Cycle	1.11 (@Coremark)



Operating voltage and frequency



Benchmark: vvadd



- With LR and 5% loss of L2 cache capacity, V_{min} is reduced to 0.47V@70MHz
- 2.3% increase in L2 misses, but only 0.2% degradation in IPC



Meltdown



- Nope, I'm fine actually.
- A TLB permission escalation error
 - allows user to speculatively execute on supervisor data
 - speculative execution leaks information
- In BOOM, TLB permission check fails immediately and squashes load-data bypass
 - no speculative user-level execution using privileged data



Spectre



- Uh oh
- In BOOM, BTB is shared across threads.
 - allows attacker to force a victim to execute malicious gadget
 - need to flush BTB on context switch, etc.
- What if attacker thread is the victim thread?
 - Uh oh
- What if the attacker invokes a syscall with untrusted input which leaks speculative information?
 - Uh oh
- Great opportunity for security research!
- See my thoughts on this here:
 - <https://content.riscv.org/wp-content/uploads/2018/05/13.00-13.15-Celio-Barcelona-Workshop-8-Talk.pdf>